Abstract: This paper studies the effect of layout parasitics on the switching behavior of power MOSFETs using a distributed modeling approach. It uses Verilog-A compact models for individual ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback