Abstract: The effect of layout on silicon SBD in CMOS process is studied in this paper. The size of anode area not only affects the series resistance and SBD junction capacitance but also causes ...
Abstract: The conductivity-modulation enhancement of n-channel SiC insulated-gate bipolar transistors (IGBTs) with different device cell layouts has been investigated. By utilizing the box cell layout ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback