This step requires: 1. RISC-V GNU toolchain (as risc-v compiler), 2. Verilator (as RTL simulator). Just install them according to the VexiiRiscv documents and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results