Abstract: We propose new ESD design concept using power clamps distributed outside I/O cell ring, which enables the reduction of chip area by the removal of dead space in the chip core area with no ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback