Abstract: The scaling of CMOS technology deep into the nanometer range has created challenges for the design of highperformance analog ICs. The shrinking supply voltage and presence of mismatch and ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback