Process Network Synthesis (PNS) and the associated P-graph methodology represent a rigorous, graph‐theoretic framework for the systematic design, analysis and optimisation of process systems.

Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs ...