A new technical paper titled “Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories” was published by researchers at Georgia Tech and UCLA. Find the technical paper here. January 2025.
Backside power delivery is being called a game changer — a breakthrough technology and the next great enabler in CMOS scaling. It promises significant PPA advances, including faster switching, lower ...